{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"tekno-kizil","owner":"KASIRGA-KIZIL","isFork":false,"description":"KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi","allTopics":["asic","cpu","fpga","processor","llvm","verification","clang","riscv","rtl","verilog","computer-architecture","pipeline-processor","in-order","risc-v","coremark","rv32imc","teknofest","openlane"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":3,"starsCount":142,"forksCount":11,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-07-20T11:41:24.670Z"}}],"repositoryCount":1,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"KASIRGA-KIZIL repositories"}