Popular repositories Loading

1. simview simview Public

   C++ 76 6

2. Cores-SweRV Cores-SweRV Public

   Forked from chipsalliance/Cores-VeeR-EH1

   SweRV EH1 core

   SystemVerilog

3. verilator verilator Public

   Forked from verilator/verilator

   Verilator open-source SystemVerilog simulator and lint system

   C++

4. Surelog Surelog Public

   Forked from chipsalliance/Surelog

   SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX

   C++

5. UHDM UHDM Public

   Forked from chipsalliance/UHDM

   Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format …

   C++

6. float-toy float-toy Public

   Forked from evanw/float-toy

   Use this to build intuition for the IEEE floating-point format

   JavaScript