axi_from_reg: Add module #335
Closed
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
|
AFAIK register interface includes axi as a dependency. Therefore I would move this module there, as this one requires both reg and axi types. |
|
can do. |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Adds a simple Regbus to AXI4 adapter.
Valid Regbus requests are locked in until a response (B/R) is received. The data width must match on both ends. The address is truncated or zero-extended as required by the provided type parameters. AXI4 AX requests are sent with ID 0 and user signals 0. The cache signals are parameterizable for convenience.
The module was tested in Cheshire by using it to adapt the SpinalHDL USB control interface from AXI4 to Regbus. All tests pass and USB works as expected on FPGA.