Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Michaero/v5.0.0 draft #96

Merged
merged 50 commits into from
May 23, 2024
Merged

Michaero/v5.0.0 draft #96

merged 50 commits into from
May 23, 2024

Conversation

micprog
Copy link
Member

@micprog micprog commented Mar 5, 2024

No description provided.

@micprog micprog requested a review from bluewww March 5, 2024 15:48
bluewww
bluewww reviewed Mar 6, 2024
View reviewed changes
Makefile Show resolved Hide resolved
bluewww
bluewww requested changes Mar 6, 2024
View reviewed changes
Copy link
Collaborator

@bluewww bluewww left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Changes seem to reasonable. Did we test this PR somewhere in PULPissimo?

@bluewww
Copy link
Collaborator

bluewww commented Mar 6, 2024

needs a changelog entry

@micprog
Copy link
Member Author

micprog commented Mar 14, 2024

Added the changelog entry, tested in PULPissimo (see this WIP branch)

@micprog micprog requested a review from bluewww March 14, 2024 10:49
bluewww
bluewww approved these changes Mar 14, 2024
View reviewed changes
Copy link
Collaborator

@bluewww bluewww left a comment •
edited
Loading

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Looks good! Let me know once your ready we will remove the draft from the PR title and merge.

I think the synth FPGA failures need to be addressed anyway on the PULPissimo level so these should not block us.

Manuel Eggimann and others added 21 commits May 23, 2024 13:32
@micprog
Don't use latest register_interface with new AXI version deps
9016e95
@micprog
Whitespace cleanup of soc_interconnect
3a94fd4
@micprog
Refactor soc_peripherals module
f65ebc8 
- Renamed fc_eu signals to fc_interrupts to make a clear distinction between
  events and interrupts.
- Removed old APB crossbar and replaced it with integrated crossbar in AXI-lite
  to APB converter. Moved address definitions from peripheral_bud_defines to soc_mem_maps.svh
@micprog
WIP switch to pulp-io
45983dc
@adimauro-iis @micprog
instantiate pulp_io and propagate peripheral structure to the top
1dd7e21
@micprog
Integrate new gpio peripheral
512f973
@micprog
Remove unused mode_select port
413d771
@micprog
Fix lint error for slice reversal of vector port connection
c311134
@micprog
Fix lint warnign about slice into integer type
2b1348a
@micprog
Fix wrong apb slaves count in soc_peripherals
9670ffc
@adimauro-iis @micprog
enable pipeline registers on the axi_lite_to_apb bridge
cbbd3fa
@micprog
Externalize clock generator modules using regbus
a0d0c99
@micprog
Fix duplicate declaration of GPIO signals
d4397b6
@micprog
Bump version
846a6e3
@micprog
Bump APB version
61b47af
@micprog
Remove obsolete parameter
8a49c45
@micprog
Remove internal reset synchronizers
bd7c674
@micprog
Cleanup and reorder connection between pulp_soc and soc_peripherals
b1a92c7
@micprog
Remove less than constraint on reg_interface dependency
4c3b20e
@micprog
Move jtag_tap_top to pulp_soc repo where it is actually used
c95596a
@micprog
Fix bugs in soc_peripherals
ff67ee0
Manuel Eggimann and others added 28 commits May 23, 2024 13:32
@micprog
Print timestamp in virtual stdout
31b5fe5
@micprog
Add hint where boot rom model looks for the binary dump file
22ba75b
@micprog
Add missing apb chip control signals
d1fbf8f
@micprog
Add connections for pin level gpio interrupts
71a3c4a
@micprog
Point to stable version of dependencies
69a2030
@micprog
Remove obsolete rtl/components files
772cc09
@micprog
Remove support for IPApproX
a8f9e8b
@micprog
Delete pulpemu files
fc03483
@micprog
Remove obsolete boot_l2 signal
cc34b83 
Was not connected anywhere in the first place
@micprog
Add documentation to each toplevel port
c72e09e
@micprog
Vendor in reggen tool from register_interface repo using Bender
ac552c1
@micprog
Replace old apb_soc control with an autogenerated register file
15cee69
@micprog
Rename jtag_lint wiring signals
6829e59
@micprog
Remove axi_slice
15c8626
@micprog
Replace axi64_2_lint32 with axi_to_mem_split
e75ea7a
@micprog
Use generated ROM for PULPissimo
30d0e7e
@micprog
Update AXI, replace lint2axi with axi_from_mem
bc0ea9d
@micprog
Update changelog
150cd7d
@micprog
Bump FPnew dependency
515bbc2
@micprog
Fix vivado issue for peripheral APB demux
806134f
@micprog
Fix external AXI buffering
9ceb84c
@micprog
Vivado [Synth 8-9123] fix
baf231c
@micprog
Bump pulp-io dependency to released version
73edba6
@micprog
Reduce default L2 size (for small FPGAs)
1cccc2e
@micprog
Remove FLL dependencies (now in PULPissimo top-level)
cde263f
@FrancescoConti @micprog
Make spacing/indentation more internally consistent
69971f8
@FrancescoConti @micprog
Change to indent = 2 spaces
96f7b13 
This follows the lowrisc guidelines and the practice of most PULP IPs.
@FrancescoConti @micprog
More beautification & consistency improvements
e6d223b
@bluewww bluewww merged commit 22c1294 into master May 23, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@bluewww bluewww bluewww approved these changes

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
4 participants
@micprog @bluewww @adimauro-iis @FrancescoConti