Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add builtin target support for STM32H750 #1703

Open
wants to merge 2 commits into
base: main
Choose a base branch
from
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions pyocd/target/builtin/__init__.py
Original file line number Diff line number Diff line change
Expand Up @@ -131,6 +131,7 @@
from . import target_ytm32b1md1
from . import target_STM32H723xx
from . import target_STM32H743xx
from . import target_STM32H750xx
from . import target_STM32H7B0xx
from . import target_Air001
from . import target_Air32F103xx
Expand Down Expand Up @@ -219,6 +220,7 @@
'stm32l031x6' : target_STM32L031x6.STM32L031x6,
'stm32h723xx' : target_STM32H723xx.STM32H723xx,
'stm32h743xx' : target_STM32H743xx.STM32H743xx,
'stm32h750xx' : target_STM32H750xx.STM32H750xx,
'stm32h7b0xx' : target_STM32H7B0xx.STM32H7B0xx,
'w7500': target_w7500.W7500,
's5js100': target_s5js100.S5JS100,
Expand Down
6 changes: 3 additions & 3 deletions pyocd/target/builtin/target_STM32H723xx.py
Original file line number Diff line number Diff line change
Expand Up @@ -120,7 +120,7 @@ class STM32H723xx(CoreSightTarget):
VENDOR = "STMicroelectronics"

MEMORY_MAP = MemoryMap(
FlashRegion( start=0x08000000, length=0x100000, sector_size=0x8000,
FlashRegion( start=0x08000000, length=0x100000, sector_size=0x20000,
page_size=0x400,
is_boot_memory=True,
algo=FLASH_ALGO),
Expand Down Expand Up @@ -232,9 +232,9 @@ def is_locked(self):
bank = FlashPeripheral()
optsr = self.read32(bank.flash_optsr_prg)
rdp = optsr & 0x0000_ff00
if rdp == 0xaa:
if rdp == 0xaa00:
return False;
if rdp == 0xcc:
if rdp == 0xcc00:
LOG.warning("MCU permanently locked. No unlock possible")
return True

Expand Down
10 changes: 5 additions & 5 deletions pyocd/target/builtin/target_STM32H743xx.py
Original file line number Diff line number Diff line change
Expand Up @@ -142,7 +142,7 @@ def __init__(self, bank=0):
'flash_start': 0x8000000,
'flash_size': 0x200000,
'sector_sizes': (
(0x0, 0x2000),
(0x0, 0x20000),
)
}

Expand All @@ -152,12 +152,12 @@ class STM32H743xx(CoreSightTarget):
VENDOR = "STMicroelectronics"

MEMORY_MAP = MemoryMap(
FlashRegion( start=0x0800_0000, length=0x10_0000, sector_size=0x8000,
FlashRegion( start=0x0800_0000, length=0x10_0000, sector_size=0x2_0000,
page_size=0x400,
is_boot_memory=True,
algo=FLASH_ALGO),

FlashRegion( start=0x0810_0000, length=0x10_0000, sector_size=0x8000,
FlashRegion( start=0x0810_0000, length=0x10_0000, sector_size=0x2_0000,
page_size=0x400,
algo=FLASH_ALGO),
#ITCM
Expand Down Expand Up @@ -278,9 +278,9 @@ def is_locked(self, flash_banks=[0,1]):
for bank in banks:
optsr = self.read32(bank.flash_optsr_prg)
rdp = optsr & 0x0000_ff00
if rdp == 0xcc:
if rdp == 0xcc00:
LOG.warning(f"BANK {bank.bank} permanently locked. No unlock possible")
if rdp != 0xaa:
if rdp != 0xaa00:
return True
return False

Expand Down
Loading
Loading