A 12-track height standard cell library built in SKY130 PDK. It is made up of 12 combinational cells, which were designed using Magic VLSI Layout Tool and characterized using Digital Standard Cell Characterizer (DSCC).
The detailed documentation of this library can be read in Open-Source Standard Cell and I/O Cell Design
It is made up of the following 12 combinational cells:
Where each cell consists of the following views (files):
- Layout (
.mag
) - LEF (
.lef
) - Extracted Spice model (
.spice
) - LIB (
.lib
) - Timing data (
.txt
)
It was developed a set of scripts during both the design process and the cell characterization:
- DSCC : Digital Standard Cell Characterization tool.
- Fo4 : Data and post-processing script for the Fo4 testbench.
- Grid Template : Script to create custom height grids for layout implementation.
- Inverter Chain : Data and post-processing scripts for the inverter chain testbench.
- Results : Testbench for timing measurements of the inverter designed with the optimal widths obtained.