Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

pmu fixes #180

Closed
wants to merge 4 commits into from
Closed

pmu fixes #180

Changes from all commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
19ceb0c
Miscellaneous pmu fixes
atishp04 Oct 17, 2024
9ace76d
Fixes few typos in pmu spec
atishp04 Oct 17, 2024
14341c7
Modify the PMU raw event v2 width to 56 bits
atishp04 Oct 17, 2024
747bd96
Fix the typo with the the raw event width
atishp04 Oct 17, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
12 changes: 6 additions & 6 deletions src/ext-pmu.adoc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -52,9 +52,9 @@ specification.
| Type #0 | 0 | Hardware general events
| Type #1 | 1 | Hardware Cache events
| Type #2 | 2 | Hardware raw events (deprecated)
Bits allowed for mhpmeventX [0:48]
Bits allowed for mhpmeventX [0:47]
| Type #3 | 3 | Hardware raw events v2
Bits allowed for mhpmeventX [0:58]
Bits allowed for mhpmeventX [0:55]
| Type #15 | 15 | Firmware events
|===

Expand Down Expand Up @@ -189,8 +189,8 @@ configuration (or parameter) should have the 32-bit value to to be programmed
in the `mhpmeventX` CSR.

On RISC-V platforms with 64 bits wide `mhpmeventX` CSRs, the `event_data`
configuration (or parameter) should have the 58-bit value be programmed
in the lower 58-bits of `mhpmeventX` CSR and the SBI implementation shall
configuration (or parameter) should have the 56-bit value be programmed
in the lower 56-bits of `mhpmeventX` CSR and the SBI implementation shall
determine the value to be programmed in the upper 6 bits of `mhpmeventX`
CSR based on privilege specification definition.

Expand Down Expand Up @@ -592,7 +592,7 @@ implement it.
Any future revisions to this structure should be made in a backward compatible
manner and will be associated with an SBI version.

The logical counter indicies in the `counter_overflow_bitmap` and `counter_values`
The logical counter indices in the `counter_overflow_bitmap` and `counter_values`
array are relative w.r.t to `counter_idx_base` argument present in the
`sbi_pmu_counter_stop` and `sbi_pmu_counter_start` functions. This allows the
users to use snapshot feature for more than XLEN counters if required.
Expand Down Expand Up @@ -650,7 +650,7 @@ must be encoded as follows:
BIT[20:31] - Reserved for the future purpose.
Must be zero.
| 1 | output | RW | BIT[0] - Boolean value to indicate `event_idx`
is supported or not. The SBI implmenentation
is supported or not. The SBI implementation
MUST update this entire 32-bit word if valid
`event_idx` and `event_data` (if applicable) are
specified in the entry. BIT[1:31] - Reserved for
Expand Down
Loading