-
Notifications
You must be signed in to change notification settings - Fork 89
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
SAIL Support: Vector instructions #26
Labels
Comments
16 tasks
ben-marshall
added a commit
that referenced
this issue
Aug 14, 2020
- Added some mock functions for vector extension register access and constant access. - Get/Set elements of 128 bits - Get number of elements to work on. - See #24, #26 On branch dev/next-release Your branch is ahead of 'origin/dev/next-release' by 4 commits. (use "git push" to publish your local commits) Changes to be committed: modified: sail/riscv_types_crypto.sail Changes not staged for commit: modified: bin/parse_opcodes.py modified: extern/riscv-gnu-toolchain (modified content) modified: extern/riscv-isa-sim (modified content) Untracked files: sail/riscv_insts_crypto_rvv_aes.sail sail/riscv_insts_crypto_rvv_alu.sail sail/riscv_insts_crypto_rvv_sha.sail
ben-marshall
added a commit
that referenced
this issue
Aug 14, 2020
- See #23, #26 On branch dev/next-release Your branch is ahead of 'origin/dev/next-release' by 5 commits. (use "git push" to publish your local commits) Changes to be committed: new file: sail/riscv_insts_crypto_rvv_sha.sail Changes not staged for commit: modified: bin/parse_opcodes.py modified: extern/riscv-gnu-toolchain (modified content) modified: extern/riscv-isa-sim (modified content) Untracked files: sail/riscv_insts_crypto_rvv_aes.sail sail/riscv_insts_crypto_rvv_alu.sail
ben-marshall
added a commit
that referenced
this issue
Aug 14, 2020
- CLMUL, Rotate, Grev. - See #26. On branch dev/next-release Your branch is ahead of 'origin/dev/next-release' by 6 commits. (use "git push" to publish your local commits) Changes to be committed: new file: sail/riscv_insts_crypto_rvv_alu.sail Changes not staged for commit: modified: bin/parse_opcodes.py modified: extern/riscv-gnu-toolchain (modified content) modified: extern/riscv-isa-sim (modified content) Untracked files: sail/riscv_insts_crypto_rvv_aes.sail
ben-marshall
added a commit
that referenced
this issue
Aug 14, 2020
ben-marshall
added a commit
that referenced
this issue
Aug 18, 2020
Closing this issue prematurely, as it is covered by several other smaller issues: |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Labels
There is currently no support in the base SAIL model for the vector instruction set. Formal modelling of the vector crypto instructions is blocked by this. Instead, we aim to create "mocked" SAIL support for the vector crypto instructions. These mocked descriptions will appear in the specification. When the base vector extension is supported by SAIL, these functions simply need glue code around them to extract inputs from the vector registers and return their outputs.
Instruction Models Completed:
The text was updated successfully, but these errors were encountered: