Skip to content

Design of a custom CPU based on the Machine Code Bits. This CPU executes instructions sequentially from memory and features a fully functional datapath and control unit.

License

Notifications You must be signed in to change notification settings

saifmohammednipun/20-bit-Single-Cycle-MIPS-Processor

Repository files navigation

20-bit SINGLE CYCLE MIPS PROCESSOR

Instruction Set Architecture

R-Type

[19:17] [16:13] [12:9] [8:5] [4:3] [2:0]
op (3-bit) rs (4-bit) rt (4-bit) rd (4-bit) shamt (2-bit) funct (3-bit)

I-Type

[19:17] [16:13] [12:9] [8:0]
op (3-bit) rs (4-bit) rd (4-bit) immediate (9-bit)

J-Type

[19:17] [16:0]
op (3-bit) target address (17-bit)

About

Design of a custom CPU based on the Machine Code Bits. This CPU executes instructions sequentially from memory and features a fully functional datapath and control unit.

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages