Skip to content
View sjalloq's full-sized avatar
Block or Report

Block or report sjalloq

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. cocotb-regfile cocotb-regfile Public

    An example testbench around an open-register-design-tool generated register file

    Verilog 7

  2. open-register-design-tool open-register-design-tool Public

    Forked from Juniper/open-register-design-tool

    Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

    Verilog 3

  3. zbasic zbasic Public

    Forked from ZipCPU/zbasic

    A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems

    Verilog

  4. yosys yosys Public

    Forked from YosysHQ/yosys

    Yosys Open SYnthesis Suite

    C++

  5. kicad-symbols kicad-symbols Public

    Forked from KiCad/kicad-symbols

    Official KiCad schematic symbol libraries for the future Kicad 5 release

    CMake

  6. kicad-footprints kicad-footprints Public

    Forked from KiCad/kicad-footprints

    Official KiCad Footprint Libraries for the future Kicad version 5

    CMake