code header clean up

slaclab · Jul 24, 2024 · 55c8f59 · 55c8f59
1 parent 3eaa955
commit 55c8f59
Show file tree

Hide file tree

Showing 7 changed files with 0 additions and 13 deletions.
diff --git a/shared/rtl/AxiPcieCommonPkg.vhd b/shared/rtl/AxiPcieCommonPkg.vhd
@@ -1,5 +1,4 @@
 -------------------------------------------------------------------------------
--- File       : AxiPcieCommonPkg.vhd
 -- Company    : SLAC National Accelerator Laboratory
 -------------------------------------------------------------------------------
 -- Description: Package file for AXI PCIe Core
@@ -16,7 +15,6 @@
 library ieee;
 use ieee.std_logic_1164.all;
 
-
 library surf;
 use surf.StdRtlPkg.all;
 use surf.AxiLitePkg.all;

diff --git a/shared/rtl/AxiPcieCrossbar.vhd b/shared/rtl/AxiPcieCrossbar.vhd
@@ -1,5 +1,4 @@
 -------------------------------------------------------------------------------
--- File       : AxiPcieCrossbar.vhd
 -- Company    : SLAC National Accelerator Laboratory
 -------------------------------------------------------------------------------
 -- Description: AXI DMA Crossbar
@@ -16,7 +15,6 @@
 library ieee;
 use ieee.std_logic_1164.all;
 
-
 library surf;
 use surf.StdRtlPkg.all;
 use surf.AxiPkg.all;

diff --git a/shared/rtl/AxiPcieDma.vhd b/shared/rtl/AxiPcieDma.vhd
@@ -1,5 +1,4 @@
 -------------------------------------------------------------------------------
--- File       : AxiPcieDma.vhd
 -- Company    : SLAC National Accelerator Laboratory
 -------------------------------------------------------------------------------
 -- Description: Wrapper for AXIS DMA Engine
@@ -18,7 +17,6 @@ use ieee.std_logic_1164.all;
 use ieee.std_logic_arith.all;
 use ieee.std_logic_unsigned.all;
 
-
 library surf;
 use surf.StdRtlPkg.all;
 use surf.SsiPkg.all;

diff --git a/shared/rtl/AxiPcieReg.vhd b/shared/rtl/AxiPcieReg.vhd
@@ -1,5 +1,4 @@
 -------------------------------------------------------------------------------
--- File       : AxiPcieReg.vhd
 -- Company    : SLAC National Accelerator Laboratory
 -------------------------------------------------------------------------------
 -- Description: AXI-Lite Crossbar and Register Access
@@ -16,7 +15,6 @@
 library ieee;
 use ieee.std_logic_1164.all;
 
-
 library surf;
 use surf.StdRtlPkg.all;
 use surf.AxiPkg.all;

diff --git a/shared/rtl/AxiPcieRegWriteDeMux.vhd b/shared/rtl/AxiPcieRegWriteDeMux.vhd
@@ -1,5 +1,4 @@
 -------------------------------------------------------------------------------
--- File       : AxiPcieRegWriteDeMux.vhd
 -- Company    : SLAC National Accelerator Laboratory
 -------------------------------------------------------------------------------
 -- Description: DEMUX the register access and
@@ -18,7 +17,6 @@ use ieee.std_logic_1164.all;
 use ieee.std_logic_arith.all;
 use ieee.std_logic_unsigned.all;
 
-
 library surf;
 use surf.StdRtlPkg.all;
 use surf.AxiPkg.all;

diff --git a/shared/rtl/AxiPcieSharedPkg.vhd b/shared/rtl/AxiPcieSharedPkg.vhd
@@ -1,5 +1,4 @@
 -------------------------------------------------------------------------------
--- File       : AxiPcieSharedPkg.vhd
 -- Company    : SLAC National Accelerator Laboratory
 -------------------------------------------------------------------------------
 -- Description: Shared Package file for AXI PCIe Core

diff --git a/shared/rtl/AxiPcieUltrascalePlusIrqFsm.vhd b/shared/rtl/AxiPcieUltrascalePlusIrqFsm.vhd
@@ -1,5 +1,4 @@
 -------------------------------------------------------------------------------
--- File       : AxiPcieUltrascalePlusIrqFsm.vhd
 -- Company    : SLAC National Accelerator Laboratory
 -------------------------------------------------------------------------------
 -- Description: AXI PCIe Ultrascale+ IRQ FSM
@@ -18,7 +17,6 @@ use ieee.std_logic_1164.all;
 use ieee.std_logic_unsigned.all;
 use ieee.std_logic_arith.all;
 
-
 library surf;
 use surf.StdRtlPkg.all;