Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

add ring module #44

Merged
merged 8 commits into from
Jun 29, 2022
Merged
Show file tree
Hide file tree
Changes from 2 commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
5 changes: 4 additions & 1 deletion build/StarcoinFramework/BuildInfo.yaml
Original file line number Diff line number Diff line change
Expand Up @@ -171,6 +171,9 @@ compiled_package_info:
? address: "0x00000000000000000000000000000001"
name: RewardConfig
: StarcoinFramework
? address: "0x00000000000000000000000000000001"
name: Ring
: StarcoinFramework
? address: "0x00000000000000000000000000000001"
name: SIP_2
: StarcoinFramework
Expand Down Expand Up @@ -252,7 +255,7 @@ compiled_package_info:
? address: "0x00000000000000000000000000000001"
name: YieldFarmingV2
: StarcoinFramework
source_digest: 22DB5B43ABD816BCCD6014917A9DB55B19DBFE214599FA3466F3F05C56DC1F44
source_digest: 9820E05AFBE99306466A71A88BAA47AD2B11376436221EFDEB669000C5A0ED3B
build_flags:
dev_mode: false
test_mode: false
Expand Down
Binary file added build/StarcoinFramework/bytecode_modules/Ring.mv
Binary file not shown.
1 change: 1 addition & 0 deletions build/StarcoinFramework/docs/README.md
Original file line number Diff line number Diff line change
Expand Up @@ -67,6 +67,7 @@ This is the root document for the Move StarcoinFramework module documentation. T
- [`0x1::PriceOracleAggregator`](Oracle.md#0x1_PriceOracleAggregator)
- [`0x1::PriceOracleScripts`](Oracle.md#0x1_PriceOracleScripts)
- [`0x1::RewardConfig`](RewardConfig.md#0x1_RewardConfig)
- [`0x1::Ring`](Ring.md#0x1_Ring)
- [`0x1::SIP_2`](SIPs.md#0x1_SIP_2)
- [`0x1::SIP_3`](SIPs.md#0x1_SIP_3)
- [`0x1::STC`](STC.md#0x1_STC)
Expand Down
Loading