Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

🐛 Remove RVC float load/store instructions #771

Merged
merged 3 commits into from
Jan 24, 2024
Merged

🐛 Remove RVC float load/store instructions #771

merged 3 commits into from
Jan 24, 2024

Conversation

stnolting
Copy link
Owner

Compressed floating point load/store operations are not supported by the Zfinx ISA extension and have to trap.

Bug identified by @mikaelsky in #770.

These ops are not supported for the Zfinx ISA extension
@stnolting stnolting added bug Something isn't working as expected risc-v compliance Modification to comply with official RISC-V specs. HW Hardware-related labels Jan 23, 2024
@stnolting stnolting self-assigned this Jan 23, 2024
@stnolting stnolting linked an issue Jan 23, 2024 that may be closed by this pull request
@stnolting stnolting marked this pull request as ready for review January 23, 2024 22:14
@stnolting stnolting merged commit 5281589 into main Jan 24, 2024
8 checks passed
@stnolting stnolting deleted the fix_c_zfinx branch January 24, 2024 07:17
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
bug Something isn't working as expected HW Hardware-related risc-v compliance Modification to comply with official RISC-V specs.
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Illegal compressed instruction reports 2 traps.
1 participant