Skip to content

Latest commit

 

History

History
43 lines (31 loc) · 1.79 KB

File metadata and controls

43 lines (31 loc) · 1.79 KB

Analog-Signal-Interfacing-and-Filtering-using-FPGA-in-VHDL

Reading the digitized values of an analog signal connected to ADC input on Spartan 3E board, doing some digital filtering on the samples and providing the output through DAC on board. Displaying both the input and output on an Oscilloscope. You can also use Pmod ADC with BASYS3 Board.


Reference Documents:


Source Code and Desiged Blocks


Bitstream file:

Filter_main.bit

Bitstream is generated for Digilent Basys 3 FPGA board.

Basys 3 Constraint File constraints_basys3.xdc


Block Diagram of the Complete Design

Block_Schematic

Complete Setup (Wiring Connections):

IMG_20190504_165441_Marked