This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is coded by me(Xianghzi Meng)
-
Updated
Oct 19, 2023 - SystemVerilog
#
async-fifo
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the async-fifo topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the async-fifo topic, visit your repo's landing page and select "manage topics."