Designing means to communicate as an SPI master, being a part of AXI interface
-
Updated
Sep 14, 2023 - Verilog
Designing means to communicate as an SPI master, being a part of AXI interface
an RTL circuit that sorts the integer values in a momory unit connected with (almost) AXI-Lite
Add a description, image, and links to the axi-lite topic page so that developers can more easily learn about it.
To associate your repository with the axi-lite topic, visit your repo's landing page and select "manage topics."