Logic gate implementation, circuit optimization, fsm controller hardware implementation, cos() calculator circuit; Fall 2021
-
Updated
Jul 4, 2023 - Verilog
Logic gate implementation, circuit optimization, fsm controller hardware implementation, cos() calculator circuit; Fall 2021
This repository focuses on designing and simulating logical circuits using Verilog HDL (Hardware Description Language) with the Icarus Verilog simulator.
Using Verilog HDL on Quartus application build combinational circuit
This repository contains the verilog implementation of basic combinational and sequential digital circuits.
Add a description, image, and links to the combinational-circuit topic page so that developers can more easily learn about it.
To associate your repository with the combinational-circuit topic, visit your repo's landing page and select "manage topics."