#

control-hazards

Here are 4 public repositories matching this topic...

maze1377 / pipeline-mips-verilog

A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall

mips verilog mips-architecture mips32 pipline control-hazards mips-instruction data-hazards pipeline-mips-verilog

Updated Oct 26, 2019
Verilog

Mahekkumar-Varasada / 5-Stage-MIPS-Pipelined-with-Hazard-Mitigation

The design of modules to reduce pipeline Hazards, as well as the MIPS processor architecture. It implements some instruction set, instruction and data memory, 32 general- purpose registers, an Arithmetic Logical Unit (ALU) for basic operation, a forwarding unit and hazards detecting unit.

mips computer-architecture hazard-detection mips-architecture mips32 nirma-university forwarding-unit control-hazards 5-stage-pipelined-processor hazard-mitigation

Updated Oct 27, 2024
Verilog

NuttySalmon / MIPS-Processor-FPGA

Pipline MIPS processor implementation on Basys 3 with hazard handling and memory mapped IO.

fpga pipeline mips verilog mips-architecture control-hazards 5-stage-pipeline

Updated May 16, 2020
Verilog

sebastian-wardzinski / computer-architecture

ECE552: Computer Architecture — Fall 2020.

multithreading computer-architecture branch-prediction cache-coherence cache-optimization instruction-level-parallelism memory-consistency dynamic-scheduling control-hazards data-hazards multiprocessor-systems superscalar-cpu

Updated Dec 28, 2021
C

Improve this page

Add a description, image, and links to the control-hazards topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the control-hazards topic, visit your repo's landing page and select "manage topics."