#

finite-impulse-response

Here is 1 public repository matching this topic...

franciszekjuras / firIP

Implementation of FIR filter with time multiplexing and upsampling in Verilog.

dsp verilog fir upsampling finite-impulse-response time-multiplexing

Updated May 25, 2019
Mathematica

Improve this page

Add a description, image, and links to the finite-impulse-response topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the finite-impulse-response topic, visit your repo's landing page and select "manage topics."