Hardware Accelerator implementation for solving an ordinary differential equation using Runge Kutta Numerical methods using VHDL language
-
Updated
Mar 9, 2024 - VHDL
Hardware Accelerator implementation for solving an ordinary differential equation using Runge Kutta Numerical methods using VHDL language
Hardware accelerator for Capsule Neural Networks
Hardware Accelerator For Runge-Kutta solvers for ODE using Half Precision Floating Point Unit
GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and computational overheads of genome sequence analysis by exploiting low-cost and accurate in-storage filters. Described in the ASPLOS 2022 paper by Mansouri Ghiasi et al. at https://people.inf.ethz.ch/omutlu/pub/GenS…
NPUsim: Full-system, Cycle-accurate, Value-aware NPU Simulator
NeuroSpector: Dataflow and Mapping Optimization of Deep Neural Network Accelerators
Open source RTL simulation acceleration on commodity hardware
A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network
SneakySnake:snake: is the first and the only pre-alignment filtering algorithm that works efficiently and fast on modern CPU, FPGA, and GPU architectures. It greatly (by more than two orders of magnitude) expedites sequence alignment calculation for both short and long reads. Described in the Bioinformatics (2020) by Alser et al. https://arxiv.o…
Fearless hardware design
Add a description, image, and links to the hardware-accelerator topic page so that developers can more easily learn about it.
To associate your repository with the hardware-accelerator topic, visit your repo's landing page and select "manage topics."