Superscalar dual-issue RISC-V processor
open-source pipeline core rtl forwarding systemverilog gtkwave testbench superscalar in-order risc-v microarchitecture low-power verilator ahb3-lite instruction-level-parallelism dual-issue riscv-gcc
-
Updated
Jul 31, 2024 - SystemVerilog