Game of Balance is an accelerometer based maze navigation game, with added features of score and life, that is built on Nexys 4 DDR development board.
-
Updated
Jan 27, 2018 - VHDL
#
microblaze
Here are 14 public repositories matching this topic...
A series of projects using the floating point division IP from Xilinx to perform floating point (single precision) division. Boards used: ZYBO and NEXYS4DDR (ARTIX-7)
c sdk fpga zynq verilog xilinx floating-point hdl division xilinx-vivado microblaze zynq-7000 nexys4ddr floating-ip artix-7 floating-point-conversion
-
Updated
Apr 5, 2022 - VHDL
FPGA benchmark of vectorized gradient descent on linear regression
-
Updated
Aug 13, 2018 - VHDL
VHDL implementation of SHA-256. Reconfigurable Computing course
-
Updated
Jan 29, 2019 - VHDL
Fibonacci implementation for FPGA (in VHDL) and for Microblaze processor for FPGA (in C)
-
Updated
Jan 19, 2019 - VHDL
FPU that does all the 4 fundamental arithmetic operations made as an AXI-Lite Slave IP in AMD Vivado. IEEE 754 was used. It can be successfully implemented on an Arty S7-50 FPGA board.
design fpga communication-protocol digital hardware electronics processor master-slave verilog vivado floating-point intellectual-property c-programming integrated-circuits microblaze axi interconnect microelectronics vitis arty-s7
-
Updated
Apr 13, 2024 - VHDL
FPGA based Embedded Systems module assignment
-
Updated
Nov 27, 2016 - VHDL
International Data Encryption Algorithm implementation for FPGA (in VHDL) and Microblaze processor for FPGA (in C)
-
Updated
Jan 19, 2019 - VHDL
3 stage pipeline implementation of a digital circuit that calculates DIT FFT in 8 points. It is made as an AXI-Lite Slave IP in AMD Vivado. It is successfully implemented in a block design that contains a Microblaze processor as the Master, an AXI Interconnect as the Bridge and the AXI-Lite FFT IP as Slave.
design communication-protocol pipeline digital hardware electronics signal-processing processor master-slave verilog fft vivado intellectual-property c-programming integrated-circuits microblaze axi interconnect microelectronics vitis
-
Updated
Apr 13, 2024 - VHDL
Personal FPGA Proyects mostly Xilinx / Vivado and Some Multisim
-
Updated
Aug 17, 2018 - VHDL
Arquitectura de Computadoras 2018-2019
-
Updated
Dec 21, 2020 - VHDL
Me playing with FPGAs & the Linux kernel
-
Updated
Aug 21, 2022 - VHDL
Improve this page
Add a description, image, and links to the microblaze topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the microblaze topic, visit your repo's landing page and select "manage topics."