This is my hobby project, which contain my rsic-v core and my convolutional layer with AMBA bus
-
Updated
Aug 13, 2024 - Verilog
This is my hobby project, which contain my rsic-v core and my convolutional layer with AMBA bus
An implementation of rv32i single cycle processor on logisim
Add a description, image, and links to the rsic-v topic page so that developers can more easily learn about it.
To associate your repository with the rsic-v topic, visit your repo's landing page and select "manage topics."