Veryl: A Modern Hardware Description Language
-
Updated
Oct 24, 2024 - Rust
Veryl: A Modern Hardware Description Language
Package manager and build tool for HDLs
Experimental cli to create HDL projects using Vivado, outside of their IDE.
A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding
SystemVerilog parser library fully compliant with IEEE 1800-2017
Determines the modules declared and instantiated in a SystemVerilog file
Example of using various technologies together in a Verilator simulation
A simple SystemVerilog simulation tool written in rust
A SystemVerilog Language Server
Hardware description language with Rust-like syntax
Rust library to parse SystemVerilog / Verilog filelists, used in https://github.com/dalance/svlint
Format Verilog/SystemVerilog code
Add a description, image, and links to the systemverilog topic page so that developers can more easily learn about it.
To associate your repository with the systemverilog topic, visit your repo's landing page and select "manage topics."