Skip to content
View troibe's full-sized avatar

Block or report troibe

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Safe interop between Rust and C++

Rust 6,087 346 Updated Feb 10, 2025

A protoc plugin for implementing the slog.LogValuer interface on proto messages

Go 5 2 Updated Feb 10, 2025

EDA-centric utility for linting and analyzing Tcl code.

Python 37 2 Updated Feb 8, 2025

Unit tests generator for RVV 1.0

Go 74 22 Updated Feb 6, 2025

XLS: Accelerated HW Synthesis

C++ 1,236 183 Updated Feb 11, 2025

A matrix extension proposal for AI applications under RISC-V architecture

Makefile 124 22 Updated Jan 7, 2025

Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.

769 85 Updated Jan 20, 2025

The Mojo Programming Language

Mojo 23,672 2,588 Updated Feb 10, 2025

OpenEmbedded/Yocto layer for RISC-V Architecture

BitBake 375 146 Updated Jan 15, 2025

GPGPU processor supporting RISCV-V extension, developed with Chisel HDL

Scala 676 82 Updated Jan 10, 2025

Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.

C 89 19 Updated Feb 9, 2025

Matiso - Material components for Miso

Haskell 7 Updated Jan 15, 2022

Simple demonstration of using the RISC-V Vector extension

Assembly 39 11 Updated Apr 18, 2024
Verilog 1,391 283 Updated Feb 10, 2025

GPL v3 2D/3D graphics engine in verilog

VHDL 662 145 Updated Aug 31, 2014

List of awesome open source hardware projects

Python 340 26 Updated Jan 2, 2023

OpenSource GPU, in Verilog, loosely based on RISC-V ISA

SystemVerilog 904 102 Updated Nov 22, 2024

Vivado board files for the Kintex 7 HPC V2 FPGA board.

26 9 Updated Jul 31, 2020

NVIDIA Linux open GPU kernel module source

C 15,512 1,335 Updated Jan 30, 2025

PCB for ULX4M FPGA R&D board

ANTLR 50 6 Updated Jan 31, 2025

FPGA GPU design for DE1-SoC

C 73 8 Updated Dec 27, 2021

FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA softcore for running lazy functional programs, including har…

Haskell 427 32 Updated Dec 13, 2024

STLV7325 development board with a Xilinx XC7K325T Kintex-7 FPGA. Available on AliExpress.

Python 3 1 Updated Feb 2, 2022
SystemVerilog 41 16 Updated Oct 30, 2021

Python script to manage a Sony DPT-RP1 without the Digital Paper App

Python 545 136 Updated Jan 6, 2025

Cyclone V bitstream reverse-engineering project

HTML 115 15 Updated Oct 19, 2023

Tile based architecture designed for computing efficiency, scalability and generality

SystemVerilog 243 64 Updated Feb 5, 2025

Build your hardware, easily!

C 3,145 588 Updated Feb 3, 2025
Next
Showing results