Skip to content

Commit

Permalink
Merge pull request #3720 from hirooih/verilog-virtual-interface
Browse files Browse the repository at this point in the history
Verilog: support virtual interface variables
  • Loading branch information
hirooih authored May 13, 2023
2 parents 44bd2f5 + ebb1bde commit dbeed62
Show file tree
Hide file tree
Showing 3 changed files with 251 additions and 221 deletions.
Original file line number Diff line number Diff line change
Expand Up @@ -28,3 +28,8 @@ intf_automatic input.sv /^interface automatic intf_automatic;$/;" I
logic_automatic input.sv /^ logic logic_automatic;$/;" r interface:intf_automatic
intf_automatic.logic_automatic input.sv /^ logic logic_automatic;$/;" r interface:intf_automatic
external_interface input.sv /^extern interface external_interface;$/;" Q
ubus_env input.sv /^class ubus_env extends uvm_env;$/;" C
vif input.sv /^ protected virtual interface ubus_if vif;$/;" r class:ubus_env
ubus_env.vif input.sv /^ protected virtual interface ubus_if vif;$/;" r class:ubus_env
has_bus_monitor input.sv /^ protected bit has_bus_monitor = 1;$/;" r class:ubus_env
ubus_env.has_bus_monitor input.sv /^ protected bit has_bus_monitor = 1;$/;" r class:ubus_env
10 changes: 10 additions & 0 deletions Units/parser-verilog.r/systemverilog-interface.d/input.sv
Original file line number Diff line number Diff line change
Expand Up @@ -22,3 +22,13 @@ interface automatic intf_automatic;
endinterface

extern interface external_interface;

// from UVM-1.2
class ubus_env extends uvm_env;

// Virtual Interface variable
protected virtual interface ubus_if vif;

// Control properties
protected bit has_bus_monitor = 1;
endclass : ubus_env
Loading

0 comments on commit dbeed62

Please sign in to comment.