Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Verilog: support virtual interface variables #3720

Merged
merged 2 commits into from
May 13, 2023
Merged

Verilog: support virtual interface variables #3720

merged 2 commits into from
May 13, 2023

Commits on May 13, 2023

  1. Verilog: support virtual interface variables 

    Signed-off-by: Hiroo HAYASHI <24754036+hirooih@users.noreply.github.com>
    @hirooih
    hirooih committed May 13, 2023
    Configuration menu
    Copy the full SHA
    4d4aad0 View commit details
    Browse the repository at this point in the history

  2. Verilog, cosmetic: tabify 

    Signed-off-by: Hiroo HAYASHI <24754036+hirooih@users.noreply.github.com>
    @hirooih
    hirooih committed May 13, 2023
    Configuration menu
    Copy the full SHA
    ebb1bde View commit details
    Browse the repository at this point in the history