Update README.md

vaddya · Jan 7, 2019 · c1cea69 · c1cea69
1 parent 24a0dd2
commit c1cea69
Showing 1 changed file with 1 addition and 3 deletions.
diff --git a/README.md b/README.md
@@ -1,7 +1,5 @@
 # Hardware Description Languages
 
-![СПбПУ](http://www.spbstu.ru/university/organizational-documents/corporate-identity/identity-files/logo_main_en.png)
-
 1. Timing Analyzer `lab_ta`
 2. Design Rules `lab_dr`
 3. Verilog Hardware Description Language `verilog`
@@ -12,4 +10,4 @@
 8. In-System Memory Content Editor `lab_ismce`
 9. ModelSim Simulations `modelsim`
 10. Qsys & NIOS II `nios`
-11. Data transmission device `transmitter`
+11. Data transmission device `transmitter`