-
-
Notifications
You must be signed in to change notification settings - Fork 5k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[Performance] Introducing Prefix-Cached Chunked Prefill with flash-attn backend and 10% throughput gained under prompt <1K #6819
Conversation
👋 Hi! Thank you for contributing to the vLLM project. Once the PR is approved and ready to go, please make sure to run full CI as it is required to merge (or just use auto-merge). To run full CI, you can do one of these:
🚀 |
(Please ignore my previous comment as I was referring to the wrong PR) Thanks for the investigation. I'll review the PR tomorrow. |
Awesome work to run this down! |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I will take a more deeper look, but does it also work with block manager v2? we will enable that by default soon I think
if self.chunked_prefill_enabled and prefix_cache_hit: | ||
raise RuntimeError( | ||
"chunked prefill cannot be used with prefix caching now.") | ||
# if self.chunked_prefill_enabled and prefix_cache_hit: |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
remove it?
Does v2's performance exceed v1? If so I'll dig into it in my spare time. |
v2 has the similar performance as v1, but v2 supports more features such as lookahead slot allocation which is required for speculative decoding (and other ongoing features). Since our ultimate goal is deprecating v1, supporting v2 is necessary. |
FYI, I tried out the v2-block-manager and here is the conclusion: |
inter_data.input_tokens[seq_idx] = inter_data.input_tokens[ | ||
seq_idx][delta_len:] | ||
inter_data.input_positions[seq_idx] = inter_data.input_positions[ | ||
seq_idx][delta_len:] |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Hi @Juelianqvq, I have read the diff and if I understand it correctly, the key different between this PR with #6144 is: leaving at least 1 token for prefill for each sequence. I could add such logic into #6144.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
@sighingnow Actually not only that, you have mentioned the correctness of keeping at least 1 tokens which you have missed before. Moreover, the modification in block_manager.py matters too. Just have a try and see whether you can have a inference speed up with only modifying keeping token logic. I've got the answer because I've developed in so many cases and pointed out the existing problem in my PR which certainly behaves faster using a work-around way.
Fix illegal memory access Error & Misaligned result under high concurrency in #6144
The root cause of this problem maybe the overlook of the
token_chunk_size
boundary check, leading to misaligned indices calculation.The reviewers have made a mistake in that PR since offline consistency or single request 1-by-1 can be passed relatively easily but it can be wrong in high concurrency situations (batched inference + scheduler behaviour), even the prefix-caching length order matters. I use Locust to reproduce the problem.
[Performance Related]
having tested with following two extreme scenarios(vs Prefix Caching ONLY):
Llama-2-13B:
500-600 input tokens(300 cached) + 50 output tokens
reaching +15% throughput gained under 10-15 concurrency
Qwen2-72B-AWQ:
2k-6k input tokens(1k cached) + 512 output tokens
reaching +3.5% throughput gained under 10 concurrency
(Maybe Disaggregated is the better choice)
Since my GPU is not good enough, welcome to use this PR and share your results.
[Deficiency and Help Wanted]
1.Don't know why cached length (means value of len(computed blocks)) can be modified when a sequence is being split into different rounds of chunks. So a little dirty code is attached as hack here (see the comments).
2.Compatibility has not been verified in a hurry, have a try and any feedback is welcome
Hope to find out the answer together @sighingnow
cc @rkooo567 @comaniac @Yard1 @zhuohan123 @WoosukKwon
BEFORE SUBMITTING, PLEASE READ THE CHECKLIST BELOW AND FILL IN THE DESCRIPTION ABOVE
PR Checklist (Click to Expand)
Thank you for your contribution to vLLM! Before submitting the pull request, please ensure the PR meets the following criteria. This helps vLLM maintain the code quality and improve the efficiency of the review process.
PR Title and Classification
Only specific types of PRs will be reviewed. The PR title is prefixed appropriately to indicate the type of change. Please use one of the following:
[Bugfix]
for bug fixes.[CI/Build]
for build or continuous integration improvements.[Doc]
for documentation fixes and improvements.[Model]
for adding a new model or improving an existing model. Model name should appear in the title.[Frontend]
For changes on the vLLM frontend (e.g., OpenAI API server,LLM
class, etc.)[Kernel]
for changes affecting CUDA kernels or other compute kernels.[Core]
for changes in the core vLLM logic (e.g.,LLMEngine
,AsyncLLMEngine
,Scheduler
, etc.)[Hardware][Vendor]
for hardware-specific changes. Vendor name should appear in the prefix (e.g.,[Hardware][AMD]
).[Misc]
for PRs that do not fit the above categories. Please use this sparingly.Note: If the PR spans more than one category, please include all relevant prefixes.
Code Quality
The PR need to meet the following code quality standards:
format.sh
to format your code.docs/source/
if the PR modifies the user-facing behaviors of vLLM. It helps vLLM user understand and utilize the new features or changes.Notes for Large Changes
Please keep the changes as concise as possible. For major architectural changes (>500 LOC excluding kernel/data/config/test), we would expect a GitHub issue (RFC) discussing the technical design and justification. Otherwise, we will tag it with
rfc-required
and might not go through the PR.What to Expect for the Reviews
The goal of the vLLM team is to be a transparent reviewing machine. We would like to make the review process transparent and efficient and make sure no contributor feel confused or frustrated. However, the vLLM team is small, so we need to prioritize some PRs over others. Here is what you can expect from the review process:
action-required
label on the PR if there are changes required. The contributor should address the comments and ping the reviewer to re-review the PR.Thank You
Finally, thank you for taking the time to read these guidelines and for your interest in contributing to vLLM. Your contributions make vLLM a great tool for everyone!