Microprocessor design with Quartus Prime 20.1 by using Verilog Programming. EP4CE115F29C7 FPGA is used for these projects. All of 3 projects got 100/100.
-
Notifications
You must be signed in to change notification settings - Fork 0
Microprocessor design with Quartus by using Verilog Programming.
License
yhasansenyurt/Microprocessor_Quartus
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
About
Microprocessor design with Quartus by using Verilog Programming.
Topics
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published