Skip to content

Actions: VOGL-electronic/gw__litex

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
142 workflow runs
142 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

cores: 8b10b: add combinatorial decoder ci #142: Commit 927b404 pushed by maass-hamburg
February 7, 2025 13:45 42m 57s efinix_titanium_lvds_1000basex_prep
efinix_titanium_lvds_1000basex_prep
February 7, 2025 13:45 42m 57s
bios: add broadcast support to libliteeth/udp ci #141: Commit 3abc382 pushed by maass-hamburg
January 31, 2025 12:55 26m 2s otem
otem
January 31, 2025 12:55 26m 2s
bios: add broadcast support to libliteeth/udp ci #140: Commit 222b394 pushed by maass-hamburg
January 28, 2025 12:19 29m 22s otem
otem
January 28, 2025 12:19 29m 22s
bios: add broadcast support to libliteeth/udp ci #139: Commit 7bb71ae pushed by maass-hamburg
January 24, 2025 12:50 28m 4s otem
otem
January 24, 2025 12:50 28m 4s
build: common: TristateImpl: support longer oe ci #138: Commit 913a709 pushed by maass-hamburg
January 23, 2025 12:39 27m 30s build_tristate_io
build_tristate_io
January 23, 2025 12:39 27m 30s
build: common: TristateImpl: support longer oe ci #137: Commit 4be66b7 pushed by maass-hamburg
January 23, 2025 12:34 26m 27s build_tristate_io
build_tristate_io
January 23, 2025 12:34 26m 27s
litex: gen: fhdl: verilog.py: resolve slice of Cat and Replicate ci #136: Commit 0ba777f pushed by maass-hamburg
January 23, 2025 12:22 29m 42s bring_back_lower_slice
bring_back_lower_slice
January 23, 2025 12:22 29m 42s
litex: gen: fhdl: verilog.py: resolve slice in lower_complex_slices() ci #135: Commit e989564 pushed by maass-hamburg
January 22, 2025 14:45 25m 52s bring_back_lower_slice
bring_back_lower_slice
January 22, 2025 14:45 25m 52s
build: common: make sure Signal lenght is right ci #134: Commit a019fd4 pushed by maass-hamburg
January 22, 2025 10:13 25m 44s fix_sinals_for_multibit_io
fix_sinals_for_multibit_io
January 22, 2025 10:13 25m 44s
soc: litespi: use offset logic ci #133: Commit 0810d70 pushed by maass-hamburg
January 22, 2025 08:45 24m 39s soc_add_offset_logic
soc_add_offset_logic
January 22, 2025 08:45 24m 39s
soc: interconnect: add logic to set a offset to bus slaves ci #132: Commit 7604a5f pushed by maass-hamburg
January 21, 2025 21:56 27m 8s soc_add_offset_logic
soc_add_offset_logic
January 21, 2025 21:56 27m 8s
bios: add broadcast support to libliteeth/udp ci #131: Commit 50e6be2 pushed by maass-hamburg
January 20, 2025 11:04 25m 51s otem
otem
January 20, 2025 11:04 25m 51s
litex: gen: fhdl: verilog.py: bring back lower_complex_slices() ci #130: Commit 1cddee8 pushed by maass-hamburg
January 20, 2025 10:59 25m 36s bring_back_lower_slice
bring_back_lower_slice
January 20, 2025 10:59 25m 36s
litex: gen: fhdl: verilog.py: bring back lower_complex_slices() ci #129: Commit a7beca3 pushed by maass-hamburg
January 20, 2025 10:05 26m 0s bring_back_lower_slice
bring_back_lower_slice
January 20, 2025 10:05 26m 0s
litex: gen: fhdl: verilog.py: bring back lower_complex_slices() ci #128: Commit 1d0ca0c pushed by maass-hamburg
January 20, 2025 09:56 27m 49s bring_back_lower_slice
bring_back_lower_slice
January 20, 2025 09:56 27m 49s
litex: gen: fhdl: verilog.py: bring back lower_complex_slices() ci #127: Commit fec7ea2 pushed by maass-hamburg
January 20, 2025 09:53 26m 42s bring_back_lower_slice
bring_back_lower_slice
January 20, 2025 09:53 26m 42s
bios: add broadcast support to libliteeth/udp ci #126: Commit 5c4b0f9 pushed by maass-hamburg
January 20, 2025 08:46 25m 48s otem
otem
January 20, 2025 08:46 25m 48s
bios: add broadcast support to libliteeth/udp ci #125: Commit 594f92f pushed by maass-hamburg
January 20, 2025 08:45 22m 50s otem-old
otem-old
January 20, 2025 08:45 22m 50s
bios: add broadcast support to libliteeth/udp ci #124: Commit 594f92f pushed by maass-hamburg
January 20, 2025 08:44 25m 7s otem
otem
January 20, 2025 08:44 25m 7s
Merge pull request #2162 from trabucayre/altera_max10_fullmemorywe ci #123: Commit e9e7cd9 pushed by maass-hamburg
January 17, 2025 12:22 43m 13s master
master
January 17, 2025 12:22 43m 13s
soc.py: ethernet: use phy_cd name from phy ci #122: Commit 1a563e6 pushed by maass-hamburg
January 16, 2025 14:24 41m 52s soc_ethernet_phy
soc_ethernet_phy
January 16, 2025 14:24 41m 52s
gen: fhdl: expression: resolve slice completly ci #121: Commit 29fc471 pushed by maass-hamburg
January 14, 2025 18:40 45m 52s expression_slice
expression_slice
January 14, 2025 18:40 45m 52s
build: io: allow in clk to be different on SDR/DDR Tristate ci #120: Commit 2299b23 pushed by maass-hamburg
January 14, 2025 17:16 44m 14s io_kwargs
io_kwargs
January 14, 2025 17:16 44m 14s
build: io.py: DDRTristate: check oe2 ci #119: Commit 44e34e3 pushed by maass-hamburg
January 14, 2025 08:44 42m 30s ddrtristate_oe2_ckeck
ddrtristate_oe2_ckeck
January 14, 2025 08:44 42m 30s
build: io: SDRIO/Tristate: check len after wrap ci #118: Commit e7a55fa pushed by maass-hamburg
January 13, 2025 14:38 39m 42s add_io_bus
add_io_bus
January 13, 2025 14:38 39m 42s