Skip to content
View VenciFreeman's full-sized avatar
🌦️
Here comes the Sun!
🌦️
Here comes the Sun!
31 followers · 2 following
  • Intel Corporation
  • Shanghai, China

Achievements

Achievement: YOLOAchievement: Pair ExtraordinaireAchievement: StarstruckAchievement: Arctic Code Vault ContributorAchievement: Pull Shark

Achievements

Achievement: YOLOAchievement: Pair ExtraordinaireAchievement: StarstruckAchievement: Arctic Code Vault ContributorAchievement: Pull Shark

Block or report VenciFreeman

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
VenciFreeman/README.md

Hi there

  • This account is primarily for Intel internal projects, so there will not be many public commits. There are also some repositories from my university days that are no longer maintained. They should be free to use, but please check the license for the collaboration repositories;
  • If you have any questions, you can reach out to my personal email (vencifreeman@outlook.com), but please expect infrequent or no responses since these projects are from several years ago, thanks for your understanding;
  • In general, I'm a hardware-focused engineer currently working on Intel server platform customized solutions. My work mainly involves FPGA/CPLD solutions, power sequence details, server platform design methodologies and implementation, and system debugging on both hardware and firmware. So I frequently use Verilog, and also write some C/C++/Python scripts, mostly out of interests.

Pinned Loading

  1. FFT_ChipDesign FFT_ChipDesign Public

    A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.

    Verilog 55 14

  2. RISC-V RISC-V Public

    A simple RISC-V CPU written in Verilog.

    Verilog 52 11

  3. BeforeSunrise BeforeSunrise Public

    A custom Typora markdown theme.

    CSS 3

  4. Notes Notes Public

    My notes in Markdown.

    3 1