Fix: proper IR quirk handling for Xilinx FPGAs #1491
Triggered via pull request
September 16, 2023 21:58
Status
Success
Total duration
5m 58s
Artifacts
–
This run and associated checks have been archived and are scheduled for deletion.
Learn more about checks retention