Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix mismatch between Chisel and Firrtl on UInt -& UInt #502

Merged
merged 1 commit into from
Feb 25, 2017

Conversation

jackkoenig
Copy link
Contributor

Fixes #501. Also added UIntOps test.

@azidar azidar self-requested a review February 22, 2017 20:58
@azidar azidar self-assigned this Feb 22, 2017
azidar
azidar previously requested changes Feb 22, 2017
val subout = Output(UInt(32.W))
val addampout = Output(UInt(33.W))
val subampout = Output(UInt(33.W))
//val subampout = Output(UInt(32.W))
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

remove commented code

Copy link
Member

@aswaterman aswaterman left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

lgtm, modulo @azidar's comment

@jackkoenig
Copy link
Contributor Author

I removed the comments (and removed the couple of extra lines that were working around #500 which was merged in the meantime)

@aswaterman aswaterman dismissed azidar’s stale review February 25, 2017 01:39

[review comments have been addressed]

@aswaterman aswaterman merged commit d7d658d into master Feb 25, 2017
@aswaterman aswaterman deleted the fix-sub-amp-bug branch February 25, 2017 01:40
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants