Skip to content
View jenef15's full-sized avatar

Block or report jenef15

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Circuit-Design-Simulation-and-Analysis-eSim-SkyWater-130nm Circuit-Design-Simulation-and-Analysis-eSim-SkyWater-130nm Public

    1

  2. FFT_ChipDesign FFT_ChipDesign Public

    Forked from VenciFreeman/FFT_ChipDesign

    A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.

    Verilog 1

  3. jenef15 jenef15 Public

    Config files for my GitHub profile.

  4. Badboy1307 Badboy1307 Public

    Forked from Badboy1307/Badboy1307

    Config files for my GitHub profile.

  5. skywater-openlane-physical-design skywater-openlane-physical-design Public

    Forked from saicharan0112/skywater-openlane-physical-design

    This is the documentation of the 5-day journey in the "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design (VSD)

  6. RTLDesignusingVerilogwithSKY130Technology RTLDesignusingVerilogwithSKY130Technology Public

    Forked from mdzakirhussain/RTLDesignusingVerilogwithSKY130Technology

    RTL design using Verilog with SKY130 Technology. This is a 5-Day online workshop conducted by VLSI System Design, Banglore from 26th-30th May 2021. Learn basics of digital design using Verilog lang…