Home

Overview

For pre-silicon developers of RISC-V systems, the riscv-vip project:

• helps with pre-si verification and debug
• provides a growing checklist of important corner cases for objectively measuring functional coverage
• works with existing tools and flows - open-source in pure SystemVerilog (with a UVM option)
• manages complexity through object orientation