- 主文件为仿真文件 test_cpu_top.v ,运行该文件即可对整个 CPU 进行仿真;
- 可以直接将该项目导入 Vivado(不需要手动拷贝),具体方法自行上网了解;
- inst_rom.v 和 data_mem.v 中配置的 inst_rom.data 和 data_rom.data 的文件目录需要按照本机进行更改;
forked from fuzhidai/CPU-Design-Based-on-RISC-V
-
Notifications
You must be signed in to change notification settings - Fork 0
liujianwei0225/CPU-Design-Based-on-RISC-V
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
About
Development using Verilog programing language and Vivado IDE .
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- Verilog 26.0%
- C 24.9%
- Coq 15.9%
- HTML 13.9%
- Tcl 11.9%
- JavaScript 4.1%
- Other 3.3%