Skip to content
View rachelselinar's full-sized avatar

Block or report rachelselinar

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. DREAMPlaceFPGA DREAMPlaceFPGA Public

    An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit

    C++ 71 18

  2. ReGDS-Logic-Gate-Extraction ReGDS-Logic-Gate-Extraction Public

    A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog netlist, in the presence of logic gate defintions from the s…

    C++ 27 10

  3. aug-elfPlace aug-elfPlace Public

    aug-elfPlace is a wirelength-driven generalizable flat analytical FPGA placer, built on DREAMPlaceFPGA framework, that can target simplified Ultrascale and Stratix-IV FPGA architectures.

    C++ 2