Skip to content
View sinkswim's full-sized avatar
⛸️
Cruising...
⛸️
Cruising...

Block or report sinkswim

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. DLX-Pro DLX-Pro Public

    This project consist in the design and implementation of an advanced DLX processor.

    Verilog 4 1

  2. veriloglib veriloglib Public

    My own Verilog components library. Anything from a flip flop to an ALU.

    Verilog

  3. javascript-style-guide javascript-style-guide Public

    Italian translation of Airbnb's Javascript Style Guide.

    26 4

  4. vhdllib vhdllib Public

    My own VHDL components library. Anything from a flip flop to an ALU.

    VHDL 12 1

  5. Slack-driven-Dual-Vth-Leakage-Optimization-Algorithm Slack-driven-Dual-Vth-Leakage-Optimization-Algorithm Public

    TCL command that performs a Slack-driven Dual-Vth post-synthesis optimization.

    Tcl

  6. SoC_ipcore-stm SoC_ipcore-stm Public

    VHDL files of a SoC for testing a Xilinx IP core.

    VHDL 2