Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Create AD5541 DAC #1172

Merged
merged 3 commits into from
Jul 5, 2024
Merged

Create AD5541 DAC #1172

merged 3 commits into from
Jul 5, 2024

Conversation

hsandber
Copy link
Contributor

@hsandber hsandber commented Jul 5, 2024

Description

Created AD5541 DAC VHDL module and updated Python class to match.

Details

Created a new AxiAd5541Core VHDL module that is mostly a wrapper around a AxiSpiMaster with some generics set correctly to work with this device.

There is already a Ad5541 Python class defined in surf, which was created in 2019, but the corresponding VHLD module seems to have been forgotten. This existing Python class has different RemoteVariable related to various debug features and I/O control of the missing HDL module. Since this module already exists in surf there might be some conflict in replacing it with this new simplified version. Would it be better to try and find the missing HDL module?

JIRA

Related

@hsandber hsandber requested a review from ruck314 July 5, 2024 22:22
@ruck314 ruck314 merged commit 53b8fe3 into pre-release Jul 5, 2024
3 checks passed
@ruck314 ruck314 deleted the ad5541-dac branch July 5, 2024 22:33
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants