Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Release Candidate v2.50.0 #1182

Merged
merged 55 commits into from
Sep 10, 2024
Merged

Release Candidate v2.50.0 #1182

merged 55 commits into from
Sep 10, 2024

Conversation

ruck314
Copy link
Contributor

@ruck314 ruck314 commented Jul 24, 2024 •
edited
Loading

ruck314 and others added 24 commits August 12, 2024 08:43
@ruck314
Merge pull request #1176 from slaclab/eth-vlan-removal
5c21dbc 
Clean up of ethernet before adding RoCEv2.TX support
@ruck314
bug fix for locked IPs in MicroblazeBasicCore.bd for v2022.2 (or later)
e190495
@ruck314
Merge pull request #1183 from slaclab/microblaze-dev
b0b2298 
bug fix for locked IPs in MicroblazeBasicCore.bd for v2022.2 (or later)
@ruck314
bug fix for microblaze/bd/2021.1
7ad37a4
@ruck314
bug fix for microblaze/bd/2021.1
a3f26a3
@ruck314
copying src from FilMarini:surf:roce fork
11a7628
@ruck314
copying src from FilMarini:surf:roce fork
3df82f7
@ruck314
emacs VHDL beautify
04fb1a5
@ruck314
removing isRoCE port (application specific) and switch to standard re…
00ebb05 
…set convention
@ruck314
emacs VHDL beautify
3549aa9
@ruck314
removing isRoCE port (application specific) and switch to standard re…
afca655 
…set convention
@bengineerd
Remove variables from configuration
e6cfae8
@bengineerd
Fix syntax error
853d681
@bengineerd
Merge remote-tracking branch 'origin/pre-release' into SaciAxiLiteMaster
6162099
@bengineerd
Add testbench
c1b2c19
@bengineerd
Only test at 0x00000000
559d568
@bengineerd
Fix syntax errors
e719672
@bengineerd
Fix typo
c478657
@bengineerd
Fix axi lite clock period
a01a497
@ruck314
renaming file
b9c4351
@bengineerd
Move to pure VHDL sim
bf74f44
@bengineerd
Assign upper addr bits, expand sim
bddd591
@bengineerd
Restore cocotb sim
62fb73b
@bengineerd
Merge remote-tracking branch 'refs/remotes/origin/SaciAxiLiteMaster' …
7c4526e 
…into SaciAxiLiteMaster
@FilMarini
Copy link
Collaborator

Hi Larry,

just FYI, I just found a bug (like literally 5 minutes ago) concerning the AxiStreamCompact module.

You might wanna wait until a fix (which is hopefully coming soon) before merging the pre-release into main.

Sorry,
Filippo

@ruck314
Copy link
Contributor Author

ruck314 commented Sep 6, 2024

@FilMarini Can you branch off of pre-release, apply your patch to AxiStreamCompact.vhd, then create a pull request with the fix? Thanks.

@FilMarini
Copy link
Collaborator

@FilMarini Can you branch off of pre-release, apply your patch to AxiStreamCompact.vhd, then create a pull request with the fix? Thanks.

Of course!
I'll do that as soon as the fix is tested

@ruck314 ruck314 marked this pull request as ready for review September 10, 2024 15:21
@ruck314 ruck314 merged commit 01fd4d7 into main Sep 10, 2024
3 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@king-pietro king-pietro king-pietro approved these changes

@bengineerd bengineerd Awaiting requested review from bengineerd

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
4 participants
@ruck314 @FilMarini @king-pietro @bengineerd