Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

support the new stm32L5xx serie #1249

Merged
merged 9 commits into from
Feb 1, 2021
Merged

support the new stm32L5xx serie #1249

merged 9 commits into from
Feb 1, 2021

Conversation

FRASTM
Copy link
Contributor

@FRASTM FRASTM commented Dec 2, 2020

add the new stm32L5xx series of Ultra-low-power MCUs
Ultra-low-power with FPU Arm Cortex-M33 with Trust Zone, MCU 110 MHz with 512 kbytes of Flash .
https://www.st.com/en/microcontrollers-microprocessors/stm32l5-series.html

Note that TZ mode is not supported in this PR (TZEN = 0)

From STM32CubeL5 release 1.3.1

Signed-off-by: Francois Ramu francois.ramu@st.com

Copy link
Member

@fpistm fpistm left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

[L5] sort version.md files commit have to be split and merged with the HAL and CMSIS.

system/STM32L5xx/stm32l5xx_hal_conf_default.h Outdated Show resolved Hide resolved
@FRASTM
Copy link
Contributor Author

FRASTM commented Dec 3, 2020

[L5] sort version.md files commit be splitted and merged with the HAL and CMSIS
respectively (not sorted by the script, though)

@FRASTM FRASTM force-pushed the stm32L5 branch 2 times, most recently from f1fe6ed to b0e1812 Compare December 3, 2020 15:17
@FRASTM
Copy link
Contributor Author

FRASTM commented Dec 3, 2020

change the cores/arduino/stm32/stm32_def_build.h
after 7f7bf8a

@fpistm fpistm self-requested a review December 3, 2020 15:30
@fpistm fpistm added enhancement New feature or request New feature new variant Add support of new bard labels Dec 3, 2020
@fpistm fpistm added this to the 2.0.0 milestone Dec 3, 2020
@FRASTM FRASTM force-pushed the stm32L5 branch 2 times, most recently from f5ebdaf to 6a79516 Compare December 3, 2020 16:32
system/STM32L5xx/system_stm32l5xx.c Outdated Show resolved Hide resolved
system/STM32L5xx/stm32l5xx_hal_conf_default.h Outdated Show resolved Hide resolved
@FRASTM
Copy link
Contributor Author

FRASTM commented Dec 9, 2020

setting the Vddio2 Independent I/Os supply is required to have LPUART1 Tx/Rx pins on PG7/PG8
--> Serial.printing OK (@ 9600 on LSE or 115200)

@FRASTM
Copy link
Contributor Author

FRASTM commented Dec 15, 2020

rebase

FRASTM and others added 9 commits January 29, 2021 18:17
Included in STM32CubeL5 FW v1.3.1

Signed-off-by: Francois Ramu <francois.ramu@st.com>
Included in STM32CubeL5 FW v1.3.1

Signed-off-by: Francois Ramu <francois.ramu@st.com>
Signed-off-by: Francois Ramu <francois.ramu@st.com>
CMSIS Cortex-M33 Device Peripheral Access Layer System Source File
to be used in non-secure application when the system implements
the TrustZone-M security.

Signed-off-by: Frederic Pillon <frederic.pillon@st.com>
Signed-off-by: Francois Ramu <francois.ramu@st.com>
Co-authored-by: Frederic.Pillon <frederic.pillon@st.com>
Signed-off-by: Francois Ramu <francois.ramu@st.com>
Co-authored-by: Frederic.Pillon <frederic.pillon@st.com>
Similar to the STM32L4xx serie

Signed-off-by: Francois Ramu <francois.ramu@st.com>
This bit is mandatory to use PG[15:2]. Especially for LPUART1 TxRx pins.
This bit of the PWR CR2 is used to validate the VDDIO2 supply for
electrical and logical isolation purpose.

Signed-off-by: Francois Ramu <francois.ramu@st.com>
Signed-off-by: Frederic Pillon <frederic.pillon@st.com>
Copy link
Member

@fpistm fpistm left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM

@fpistm fpistm merged commit a12e123 into stm32duino:master Feb 1, 2021
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
enhancement New feature or request new variant Add support of new bard
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants