#

clock-divider

Here are 3 public repositories matching this topic...

IzyaSoft / EasyHDLLib

A coocbook of HDL (primarily Verilog) modules

fpga verilog altera fifo hdl verilog-hdl xilinx-fpga frequencies frequency-analysis verilog-components verilog-library verilog-snippets clock-divider

Updated Apr 24, 2017
Verilog

suoglu / Verilog-Utilty-Modules

Collection of utility modules written in Verilog

gpio fpga hardware timer random verilog random-number-generators counters fifo pwm clock-divider pulse-width-modulation

Updated Aug 3, 2023
Verilog

HaimOzer123 / Verilog-Clock-Divider-Module---HIT-course---

A Verilog module for generating a divided clock signal with adjustable output frequencies based on a 2-bit input.

hit clock-divider verilog-project

Updated Sep 1, 2024
Verilog

Improve this page

Add a description, image, and links to the clock-divider topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the clock-divider topic, visit your repo's landing page and select "manage topics."