HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, and the plugins ghdl-yosys-plugin and yosys-slang.
-
Updated
Jan 14, 2025 - Python
HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, and the plugins ghdl-yosys-plugin and yosys-slang.
A possible replacement for openflow, which would be ideally contributed to the SymbiFlow project
Add a description, image, and links to the ghdl-yosys-plugin topic page so that developers can more easily learn about it.
To associate your repository with the ghdl-yosys-plugin topic, visit your repo's landing page and select "manage topics."