Materials for the Computer Science course, Digital Design (Logic Circuits)
-
Updated
Apr 25, 2022 - C++
Materials for the Computer Science course, Digital Design (Logic Circuits)
vhdl
Design & Synthesis of several digital circuits in VHDL and Verilog. Scripting in TCL, simulation with Intel® ModelSim®, and synthesis under Synopsys® DC Ultra™.
Verilog Codes for various digital circuits for labs at IIT Ropar, basic gates, adders & subtractors (half & full), ripple adders, multipliers and code converters.
All the fundamental generic verilog modules in one repository. These are fundamentals by my standard, so feel free to suggest more.
Digital System Design Verilog Implementation
This is the VHDL codes of Computer Architecture Lab for 4th semester in B Tech CSE.
Assignment 5, Digital Logic Design Lab, Spring 2021, IIT Bombay
As part of a Computer Systems Architecture module, I had to design a 2s complement generator, adder, subtractor, multiplier, and divider circuit.
➕➖ Arithmetic operations in most machines are performed in the ALU whereby logic gates and flipflops are combined so that they can subtract, multiply, and divide binary numbers. This circuit only implements the addition part and subtraction on four bit digits
Add a description, image, and links to the subtractor topic page so that developers can more easily learn about it.
To associate your repository with the subtractor topic, visit your repo's landing page and select "manage topics."