VHDL Guide
A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation )
Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.
IP core for a simple SPI master with variable clock frequncy within AXI peripheral. Developed and tested on Zybo evaluation board (Zynq-7000 product family)
Repositorio de proyectos hechos en el Quartus II para el FPGA Cyclone II
This repository contains VHDL files of different Digital Designs.
Show phrases on VGA displays fast and easily (using a framebuffer)
all projects of vhdl course of university
VHDL game that displays incremental random sequences on an LED Matrix by creating a finite state machine and implementing RAM and ROM models.
App that Generate VHDL Code and Testbench template file
This is a simulation based VHDL code developed in Xilinx to demonstrate a 4-bit PN sequence generator.
LPP's VHD_Lib is a kind of addon to gaisler's grlib with most Laboratory of Plasma Physics VHDL IPs.
A simple sram controller and test for the altera DE1 FPGA board
This repository contains beginner to intermediate level of codes for VHDL and Basys 3.
A Time-Based Clap Lock Mechanism in Lower-Level Machine Implementation. Created by 4-Member Team VHDL Project in CPE 016 — Introduction to VHDL | Implemented in HDL 2008.
Add a description, image, and links to the vhdl-modules topic page so that developers can more easily learn about it.
To associate your repository with the vhdl-modules topic, visit your repo's landing page and select "manage topics."