vivado-hls
Here are 7 public repositories matching this topic...
University of Pittsburgh ECE 1195
-
Updated
Apr 16, 2023 - VHDL
Advanced Computer Architecture at EPFL.
-
Updated
Oct 12, 2021 - VHDL
A fast and efficient implementation of a SHA256 cracker
-
Updated
May 17, 2020 - VHDL
Using Vivado HLS to create floating point IP, used to accelerate a Zynq system. Multiple engines are instantiated.
-
Updated
Jan 21, 2018 - VHDL
Implementation of a (soft) coprocessor for the computation of a 16 bit LFSR.
-
Updated
Sep 17, 2021 - VHDL
Implementation in VHDL of an HW component capable of recalibrating the contrast of an image stored in an external memory, using a histogram equalization algorithm.
-
Updated
Aug 29, 2021 - VHDL
Improve this page
Add a description, image, and links to the vivado-hls topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the vivado-hls topic, visit your repo's landing page and select "manage topics."