Skip to content
View trong420's full-sized avatar
👽
I may be slow to respond.
👽
I may be slow to respond.
1 follower · 22 following

Achievements

Achievement: YOLOAchievement: Pull SharkAchievement: Quickdraw

Achievements

Achievement: YOLOAchievement: Pull SharkAchievement: Quickdraw

Block or report trong420

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
trong420/README.md

Pinned Loading

  1. CPU-structural CPU-structural Public

    CPU With Structural Modeling In Verilog

    Verilog

  2. full-adder full-adder Public

    GLADE VLSI

    Python

  3. icc icc Public

    Verilog

  4. opamp opamp Public

    Two stage opamp

    AGS Script

  5. pll pll Public

    Phase Locked Loop

    AGS Script

  6. portfolio portfolio Public

    https://trong420.netlify.app

    Vue