Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Verilog: support virtual interface variables #3720

Merged
merged 2 commits into from
May 13, 2023
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Original file line number Diff line number Diff line change
Expand Up @@ -28,3 +28,8 @@ intf_automatic input.sv /^interface automatic intf_automatic;$/;" I
logic_automatic input.sv /^ logic logic_automatic;$/;" r interface:intf_automatic
intf_automatic.logic_automatic input.sv /^ logic logic_automatic;$/;" r interface:intf_automatic
external_interface input.sv /^extern interface external_interface;$/;" Q
ubus_env input.sv /^class ubus_env extends uvm_env;$/;" C
vif input.sv /^ protected virtual interface ubus_if vif;$/;" r class:ubus_env
ubus_env.vif input.sv /^ protected virtual interface ubus_if vif;$/;" r class:ubus_env
has_bus_monitor input.sv /^ protected bit has_bus_monitor = 1;$/;" r class:ubus_env
ubus_env.has_bus_monitor input.sv /^ protected bit has_bus_monitor = 1;$/;" r class:ubus_env
10 changes: 10 additions & 0 deletions Units/parser-verilog.r/systemverilog-interface.d/input.sv
Original file line number Diff line number Diff line change
Expand Up @@ -22,3 +22,13 @@ interface automatic intf_automatic;
endinterface

extern interface external_interface;

// from UVM-1.2
class ubus_env extends uvm_env;

// Virtual Interface variable
protected virtual interface ubus_if vif;

// Control properties
protected bit has_bus_monitor = 1;
endclass : ubus_env
Loading