Framework to simplify porting MiSTer (and other) cores to the MEGA65
-
Updated
Nov 16, 2024 - VHDL
#
mister-core
Here are 11 public repositories matching this topic...
Rom utilities for the TI-99/4a core of the MiSter FPGA project
-
Updated
May 20, 2021 - Python
mra_attract_mode aims to provide attract mode like functionality to the MiSTer FPGA Arcade core platform by cycling through and launching random Arcade games based on a defined time value in minutes.
-
Updated
Feb 2, 2022 - Shell
Incomplete implementation of the Sega Dreamcast VMU in VHDL, based on the ElysianVMU Emulator
-
Updated
Jan 5, 2023 - VHDL
CAPCOM's 1943 arcade clone. (port of JT1943 core)
-
Updated
Sep 15, 2019 - Verilog
Improve this page
Add a description, image, and links to the mister-core topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the mister-core topic, visit your repo's landing page and select "manage topics."